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Abstract 
Usually in complex circuits the lest execution is divided 
into a number of subtasks. each producing a signature in 
a self-test register. These signatures innueocc one another. 
In this paper il is shown how test schedules can be can· 
strutted, in order to minimize the number of signatures to 
be evaluated. The error masking probabilities decrease, 
when the subtasks of the test execution are repeated in an 
appropriate order, and an equilibrium situation is reached 
where the error masking probabilities arc minimal. 
A method is presented for consuucting test schedules such 
that only the signatures at the primary outputs must be 
evaluated to gel a sufficient fault coverage. Then no inter· 
nal scan path is required, only few signatures have to be 
evaluated at the end of the test execution, and the test con-
trol at chip and board level is Simplified. The amount of 
hardware to implement a built·in self-test is reduced 
significantly. 
KEYWORDS: Aliasing, built·in self·test, signature 
analysis, test scheduling. 
1. Introduction 
In order to implement a built·in self-test often some 
system registers are augmented to multi·mode sel/-Iesl 
regiSlers (STRs) like the well·known BILBO (built·in 
logic block observer [17]), GURT (generator of 
unequiprobable random tests [23]), or addi tive cellular 
automata [12]. In the test mode, STRs generate patterns or 
perform signature analysis. By an appropriate placement 
of the STRs, in the test mode all global feedback loops 
are cut, and the circuit is subdivided inlO segments (Iesl 
unils) that are completely bounded by STRs (e.g. [4, 18]). 
A test uni t can be tested independently from the rest of the 
circuit. It contains a set of STRs that generate pseudoran. 
dom or (pseudo-)exhaustive test patterns for the block 
under test and one STR that is configured as a multiple 
input signature register (MISR) to evaluate the test reo 
sponses, when the test unit is processed. If the obtained 
signature differs from the correCt signature , the block is 
faulty. However, even false teSt responses may result in 
the correct signature. This is called error masking or 
aliasing. 
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The test of the whole circuit consists of processing all the 
rest units. To reduce the test execution time, one tries to 
process many test units concurrently. The problem of /tSI 
scheduling is to organize the execution of all the single 
lest units so that the available resources are optimally 
uti lized. In order to obtain a completely self·testable 
circuit, the test schedule must be implemented by a test 
control unit (e.g. ttl]). 
Known algorithms for test scheduling reduce the problem 
to finding a minimum coloring of a graph [4, I S] (see 
section 2). Others aim at systems with pipeline suuctures 
and apply techniques similar to pipeline optimization 
cechniques [I] or use special heuristics 120J. All of them 
try to minimiu lhe oyeralileslienglh. But with a built·in 
self·test (8IS1), it is often more desirable to minimize the 
silicon area required for BIST structures. In this paper 
a scheduling method is presented that aims at reducing the 
amount oj additional/est hardware. 
Tn (22) it is shown that the effects of a fault, namely 
fau lty signatures, can propagate through the circuit, if the 
signatures are retained and the teSt registers are not reini· 
tia1i7.ed during the test execution. When the test units are 
processed in an appropriate order, il is sufficient to scan 
and evaluate only a subset of the signatures, which must 
include all the STRs at the primary outputs, because their 
signatures cannot propagate anywhere else. In this paper 
an algorithm is presented for constructing lest schedules 
such that this minimal subset is sufficient for achieving a 
high faul t coverage. This yields important advantages for 
testing at chip and board level: 
• Only few signatures 10 evaluate 
• No scan path for internal STRs 
• Simplified BIST cOfltrOl unit 
• Implementation of internal STRs with less hardware 
• Simplified boundary·scan control: 
smaller number of test data registers to control by the 
TAP (13) (a test data register containing the internal 
STRs is not required) 
• Simplified high level control: 
smaller number of instructions to send to the chip 
under test, smaller number of responses from thc chip 
under test 
Of course it mUSt be ensured, that the fault coverage is 
unaffec ted by these hardware savings. Let E(N) be the 
expectation value of a random variable N, and let M be the 
set of modeled faults. The/aull COvtrage Fe is defined by 
Fe := ~I· E(IIfaults deteclCd by evaluated signatures). 
The fault coverage depends on the test schedule and the 
aliasing probabil ities of the signature regiSlCfS. The ali-
asing probabilities for single signature registers have been 
widely investigated. e.g. [5, 6, 14, 15, 191. With in-
creasing test lengths the alias ing probability asymptoti-
cally converges to the value 2-k, if the signature register 
is based on an LFSR or a linear cellular automaton with 
an irreducible characteristic polynomial of degree k (6]. 
Several approaches are known to decrease the fault 
masking probability and thus increase the probabili ty of 
faulty signatures in Single test units (3,25]. But they lead 
to a longer signalUre or more Signatures or require more 
hardware for me signature coUecting SlruCtuteS. In systems 
with multiple signature registers the method of (22] can 
be used 10 compute the expected fault coverage, when only 
a subset of signatures is evaluated at the end of the test 
execution. 
The paper is organized as fo llows. Section 2 presents 
a model that can be used as a basis for test scheduling 
procedures. In section 3, it is shown, how faulty signa-
tures innuence one another. and how this can be utilized 
10 increase the fault covern,ge in circuits where only few 
signatures are evaluated. Section 4 proves lhat the repeated 
processing of test uni ts leads 10 an equil ibrium situation 
where the probabilities of fault signatures in the SlRs are 
muimal. The problem of scheduling the test execution, 
such that the muimal probabilities of the equilibrium are 
reached, is stated fonnally in section 5, and an algorithm 
for its solution is presented. Section 6 demonstrates the 
test scheduling methods with examples and gives a shon 
discussion. A summary in section 7 concludes the paper. 
2. Modeling and Formal Desc ription 
There is a one-to-one correspondence between the test 
units and the SlRs that can be used as signature registers. 
Each test uni t ui comprises exactly one SlR Tj that is 
configured as a signature register. and each SlR Ti, that 
can be used as a signature register, is used in exactly one 
test unit Ui for signature analysis. This correspondence is 
indicated by me same indices (sec table 0. 
The effects of a fault can only propagate in the direction of 
the data flow, and thus the propagation depends on the cir-
cuit structure. The circui t is modeled by the lesl regisler 
graph GT := (T, E.-r). Each node Tje T represents an SlR. 
The test register graph contains an edge (Tg. TJ E Br for 
every SlR T g that generateS palterns in test unit Uj and 
thus influences the signature register Tj. The test register 
" 
graph is independent from the test schedule. The paths of 
OT describe how the effects of a fau lt, namely faul ty sig-
natures, can propagate (propagalion palhs), provided an 
appropriate test schedule is executed. If a fault F is localed 
in the test unit Ui, only the SlR Tj and the set s(fJ of its 
successors can gel contents mar. differ from the fault-free 
circuit. 
In the following we explain al l the concepts of this paper 
with the help of the simple example c ircuit of figure 1. 
The corresponding test register graph is shown in figure 2. 
The faul t F is located in the test units UI. U2, and U3, and 
can cause fau lty signatures in the STRs Tt , T2, T3, T4. 
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FiglUt: J: Circuit for mltrix multiplicltion with built-in 
Jelr-~t registen Ti 
When the circuit is tested. some test units can be pro-
cessed in parallel. These test units are called compalible. 
On the other hand, twO tcst units are incompatible. if thei r 
test hardware requirements arc contradictory. For example 
two test uni ts are not allowed to simultaneously send data 
on the same bus lines. The contents of a teSt register that 
is used as an MISR in one test unit must not be used at 
the same time as test patterns for another test unit (see 
below). These and other rcsuictions due to the limited test 
resources are modeled. by the lUI incompatibility graph 0.- (U, EU [41. The nodes ujeU of th is graph represent 
the leSt units. The test incompatibility gtlIph contains an 
edge (Uj, UpE E. if and only if the test units Uj and Uj are 
incompatible. Figure 2 shows the test incompatibili ty 
graph for the circuit of figure I. 
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Test register grlph Ocft) and IttSI incompatibjtity 
gnp/"! (right) for the ein:uil of figure I 
The graph coloring approach of {4Jlries 10 color the nodes 
of the test incompatibility graph with a minimal number 
of colors. such that no two nodes that are connected by an 
edge get the same color. Then all test units that 
correspond to nodes with the same color can be processed 
in parallel without violating any compatibil ity 
constraints. This directly corresponds to a tes t schedule 
represented by a sequence of test sessions S := (So. St. 
.... Sd _t). A lesl session Si is a s ubset of pairwise 
compatible test units which are processed in parallel. The 
test unit with the largest test length determines the test 
length of the test session. A test schedule for the circuil of 
figure 1 is ({Ut. U2. uJ). (1I4}). The authors of [4J call 
this the "nonpartitioncd testing" method. Compared with 
other. more flexible test scheduling methods discussed by 
these authors. the test session method needs less hardware 
for implementing a BIST control unit 
In the subsequent sections we make the following 
assumptions: 
a) All STRs are initialized corroctly before test execution 
begins. (The extension to the general case is straight-
r""""'-) 
b) Signatures are read out on ly at the end of the test 
execution. 
c) When an STR is operating in pattern generation mode, 
it produces pseudo random or pseudo-exhaus tive 
patterns. and its contents are not affected by the 
incoming data sequence. 
cO When an S-m. is operating in signature analysis mode, 
ilS contents are not at the same time used as tes t 
pauems. 
e) The tcst lengths for each test unit are long enough to 
reach the stationary aliasing probabilities of the signa-
ture register. 
f) When the processing of a test unit is repealed. the 
resulting signatures are statistically independent. 
The effects o f a fault can propagatc through the circuit if 
the signatures are scanned only at the end, and if the STRs 
are 1101 dockw in the !lonnal mude or re iniliali:zw Wier 
signature analysis. The conditions c) and d) ensure that the 
generated patterns do not depend on the circuit function 
and are really pseudorandom or pseudo-exhaustive. In 
some cases sufficient fau lt coverage may be obtained 
without these assumptions [7, 16J. but the known 
methods for computing aliasing probabilities [5. 6 . 14] do 
not hold if an STR is part of a feedback loop. Generally 
condition e) holds as the test lengths increase with the 
reciprocal of the lowest detection probability [21, 241. The 
calculations and the simulation resultS of [6.14] show. 
that the aliasing probabil ity converges fast to its 
stationary value, when a linear feedback shift registCf 
(LFSR~ with a primitive feedback polynomial is used. In 
the stationary si tuation al l sta tes of the MISR (width k) 
occur with the same probability 2-k, and this is 
independent from the initial state o f the MISR. The 
assumption f) holds if the starting values of the 
pseudorandom or pseudo-exhaustive pauern generacors are 
statistically independent. 
3. Mutual Influence or Faulty Signatures 
In circuitS with multiple signature registers. the signatures 
can influence one another. Figure 3 and 4 illustrate this 
with an example. The circuit is segmented intO twO test 
unitS (table I ) , T. _ 
fad.,..Ipo_ 
I 
I f..,.._ 
Fi,lU'l J: Propagation of f.ulty lignlturu 
] " 
" 
Fi,UTl4 ." Test register graph (llft) and lnl incompatibility 
gnlph (right) of the circuit of figure 3 
Test unil pattern generating blocks S i!~~IUre 
test r;2islen under tesl re .ster 
" 
T,. T~ 8 1. 8] T J (width k l ) 
'" 
T \, T4 8,. B~ Tl (widthk2l 
Table J." Test unIts for the c,rc\Jlt of figure 1 
The combina tional logic block 81 contains a detectable 
fault (fault deteCtion probability I). The test schedule is 
({UI). (U2}). Provided that error masking does nOt occur, 
TI will contain a faulty signature after the test unit ul 
was processed. The STRs are not initiali:zed again. Due \0 
the incorrect starting value, the test pattern sequence pro-
duced by Tl during the processinll: of the test unit U2 will 
not be the same as in the fault-free case, and with a high 
probability the signature in T2 will also get faulty. The 
probabilities o f a faul ty signature in TJ and T2 at test end 
are 1_2·kl and (l_2-k1 ).(1_2-lr:2). respectively. Generally 
a decreasing probability of faulty signatures is observed in 
the STRs along the propagation paths of faul ty 
signatures. 
In this way a faulty signature. that occurs during the lest 
execution. may cause funh er fau lty signatures, even in 
pans of the c ircuit that themselves are fault-frcc. The pro-
pagation o f faulty signatures depends on the order in that 
the test units are processed. A correctly initialized STR 
can get an incorrect signature, only if it is operating as 
a signature regis ler and the processed test unit contains 
a detectable Cault. or if at least one oC the involved pattern 
generating STRs has gOl an incorrect staning value and 
consequently pmduce.~ a different pattern sequence. Any 
difference between the actual contents of an STR and the 
contents corresponding to the fau ll-free circuit will remain 
unchanged in the pattern generation mode. 
Since in the presented approach the signatures are read 
only at the end of the lest execution, processing test units 
repeatedly can also increase the probabilities of faulty sig-
natures. The effecl of repeating test units is modeled by 
boolean variables: 
bY): STR Ti contains a faulty signature after the j-th 
repetition 
.... (i). 
., . there is no aliasing in Tj during the j-th repetition 
Let 0:= {Til' ... , Ti",l be the sct of STRs whose signa-
lure is evaluated (set of the STRs at the primary outputs). 
Then P(b;/j) v ... v bi
m 
(j» is the probability that at 
least one of these STRs contains a faulty signature. The 
term can be computed euctly as shown in [22]. 
For the example of figure 3 and the repeated processing of 
the tes t units UI and U2. the propagation can be described 
by the boolean equations 
b1(i):c\(j) and b:!(j)"'(b\(i)I\C2(j)) v (--.b\(i)I\h2(tI)j. 
The second term is responsible for the increasing proba-
bilities of a faulty signature in T2. Table 2 demonstrates 
this effecL ({Ul},( U2))f is used as a short hand notation 
for the test schedule where «( uII.\ u21) is concatenated r 
times, e.g. ({ ull ,( U2})2 = «( uIl ,\ U2). {Ul},( U2}). Each 
repetition inereases the probability oC a faulty signature. If 
the STRs Tl and T2 are 8 bit wide. the maximum 
probability for a faulty signature in T2 is (almost exactly) 
reached after 3 repetitions. With 16 bit wide STRs only 2 
repetitions are needed. A deta iled analysis of the maximum 
probabili ties, that can be obtained in the general case. 
follows in the next section. 
prob~bility of a faulty signature 
Test schedule in STR T 1 aI. te$t end 
8 bit STRs 16 bit STRs 
([ud.(u2)) 0.992203 0.999970 
([ud'(lI:!J~ 0.996079 0.999985 
((ud,(lI:!JiI 0.996094 0.999985 
({u )./l'2Jr' 0.996094 0.999985 
.. Table 2. Probabtlt1tes of faulty Signatures 
4 . The Equil ibriu m Dist r ibution fo r t he 
Probab ilities of Faulty Signa tures 
In this section it is shown that after a number of repeti-
tions a stationary equil ibrium situation is reached where 
the probabili ties that an STR contains a faulty signature 
are maximum. It is assumed that the test schedule (So. 
SI •...• Sd_l. So. SI, ...• Sd_l, ... ) is a periodically 
repeated fixed sequence of d test sessions, that contain each 
test unit at least once. 
The contents of an STR Ti with width k; can be described 
byabitvector b==Cbk;_I, .. "hQ), bjE{O.I) for j=O, 
I , .... k;-l. Since signature analysis is a linear operation, 
only the error vector e = b'eb, the difference of the COT-
rect contents b ' (corresponding to the fault-free circuit) and 
the actual contents b, has to be considered in ordcr to 
determine aliasing (6] . e is the sum in GF(2) for each 
component of the vector. To simplify the notation, the 
values of this error vector e arc coded by the in tegers 0, 
I, , .. , 2k, ·1, where the integer 0 corresponds to the vector 
0, that indicates the correct signature . 
The error vectors of all STRs describe the faulty 
signatures in the citcuiL The propagation process can be 
described by a Markov clwinMC: 
State: z(r) := (zl(r), z2(r), .... Zn(r» 
State space: 
The componenl zi(r) codes the error 
vector e of the STR Ti after the roth 
repetition of the test session 
sequence. i", 1 •.. ,' n, 
Z::::: {o. I • .. .• 2kl . l } x ... x {O, I, 
...• 2k• -I} 
wtM::re n: 
lq: 
# STRs 
width of STR Ti. 
i ::: 1.2 .... , n 
State transition: Change during one repetition of the 
test session sequence 
Initial distribution: z(O) == 0 
(all STRs initialized correctJy) 
T heor em: 
If the test schedule is a periodically repeated fued sequence 
of lest sessions, that contain each test uni t at least once, 
the probability that an STR Tj contains a faulty signature 
after a large number r of repeti tions of the test session 
sequence is 
lim P (zi(r) ~ 0) J 0 if Tit! TFU s(TF) 
'" h -2-k; if Ti E TF u S(TF) ,-
where kr width of the STR Tj 
P roof: 
TF c T: set of STRs that are used as signature 
registerS in the teSt units where the 
fault F is located 
set of successors of the nodes ofTF in 
the test register graph 
The Markov chain MC is homogeneous for any given 
fault. For a specific fault F in test unit Ui not all states 
ZEZ are possible. since faulty signatures can innuence 
other signatures only in the direction of the data flow, 
Only those components zj(r) of z( r) can change where 
Tje TfUs(TF). All the other components zj(r) are always 
O. P (zjCr) It 0) • O. 
Using"':- TF v s(TF}'" {Til' Til' ... , Till']' n' S n, 
only the reduced state lJO<r):: (zil(r). zil(r), " .• Zj,,{r)) 
and the corresponding transition probability matrix PF are 
of interest. Every state of the reduced state space ZF:= 
to, I •. ". 21:;\ -1] x ... x to. 1 ..... 2Ir. i ,,· -I} can be 
reached from every other state. Starting from an arbitrary 
state, the system can go to a state where all STRs of the 
set T contain a faulty signature. In this situation bit 
errors can occur at the inputs of every signature register of 
r. and the signatures can get arbitrary values. Hence the 
Markov chain MCF with state space ZF and transition 
probability matrix PF is irreducible. Since every repetition 
of the test session sequence can leave the state unchanged. 
MCF is also aperiodic. Consequently MCF is ergodic (8] 
and for r-+'" a unique equilibrium distribution exists [9), 
that is stationary. too. 
Let xe ZF be the starting Stale of one repetition, and let 
di(X) be the probability that there are bit errors at the 
inputs of the STR Ti during the repetition. di(x) does not 
depend on r. In the case of bit enors, all contents of the 
STR Ti have the same probability 2·k;. 
The probability that the actual contents zi(r) of an 5TR Ti 
differ from the fault-free case by Xi is 
P(zi(r) .. xU .. (I - dj(l(r-I})],P(zi(r-l)=xi) + di(z(r-I» ·2-
k, 
and in the equilibrium case 
P(Zi=XU "" [I - dj(z)],P(Zi=Xi) + di(Z)·2·1:; • 
hence dj(I),P(Zi=Xi) = di(Z).2·k;. 
If TiE T. then z;(r). O. P(ZjltO). O. If Ti E T, then 
after some initial repetitions di(z) * O. and consequently 
P(zi",x;).2-k;. P(ZiltX;) '" 1 _ 2'),;;. • 
For long test lengths the probabili ty of a fau lty signature 
in each STR Ti approaches a maximum value, that is 
detennined only by the width ki of the STR. It depends 
neither on the length of the propagation path from the 
location of the fault to the STR Ti. nor on the charncter-
istic features of other STRs involved in the propagation 
""""'. 
Since the infonnation in all nonredundant parts of the cir-
cuit eventually affects the outputs of the circuit, all faults 
can cause faulty signatures in the STRs at the primary 
outputs. Thus it is sufficient to e\lflllUlte the SigMlures in 
the STRs 01 the primary owtpulS only. if these are not 
extremely small. The results in section 6 will show that 
the lest session sequence must be repeated only few times 
in order to practically reach the maximum probabilities of 
faulty signatures given by the theorem. 
")0 
S. Test Scheduling 
In onter to get an inexpensive implementation of the BIST 
control unit. the teSt schedule should be composed of 
a short sequence of teSt sessions, that is concatenated 
repeatedly. Then only the few test sessions of the shon se-
quence must be stored, the repetitions can be implemented 
simply by a small counter circuit. For a given circuit and 
a fault set M, the fault coverage FC(O,S) obtained by 
evaluating the signatures in the subset 0 of STRs at tile 
test end, depends on 0 and the test schedule S. In this 
context the test scheduling problem can be staled as 
follows. 
Problem Tesl Scheduling 
Given: • Test register graph GT", (T. Et) 
• Subset OcT of lest registers for signature 
evaluation 
• Test incompatibility graph OJ'" (U, E0 
• Set M of faults 
• Required fault coverage FCo 
Find: A test schedule S:", (So. SJ, .... Srd_l) 
where 5i cU and i. j mod d --+ Sj:: Sj 
for all i.j e (0. I, .... r·d·1) 
(d leSt sessions are repeated r times), 
such that 
I) for all ug.u/leU, Sie {So,Sj, ... ,Srd_lj: 
Ug e 5i 1\ Uh e Si --+ [Ug, U/I} e: EI 
2) FC(O,S) > FCo 
3) d is minimal 
4) r is as smal l as possible for minimal d 
The decision problem corresponding to this optimization 
problem is NP-hard. It contains the graph K-colorability 
problem [iOj as a special case. For O=T and a sufficiently 
high required fault coverage FCO, all test units must be 
processed once (r-ol). They have to be scheduled in 
a minimal number of test sessions. This is equivalent \0 
coloring the nodes of the graph 0] using a minimal 
number of colors, each color corresponds to a test session. 
The schedule must guarantee that all (nonredundant) faults 
can influence the signatures in the subset 0 of STRs. 
Each fault located in a test unit Ui l can cause a faulty 
signature in the corresponding signature register Ti ]. 
Wilen this STR Ti] is used afterwards to generate patterns 
for a test unit Ui2' the signature in STR Til can also 
become fault y. The propagation of a faulty signature 
corresponds to travelling along a propagation path (Til' 
T i2, ... , Ti,) in the test register graph OT ' This 
propagation is possible only if the corresponding tCSt 
units Ui l, Ui2 ..... u~ are processed in the same order. 
The test schedule must contain a test session comprising 
the test unit ui l • then a test session comprising Ui2' and 
so on. Other leSt sessions are allowed between these test 
sessions. Hence the test schedule must look like 
( .... {Uil' ... J ..... {Ui2 .... J. ........ (Ui., ... J. ... ) . 
A tcst schedule can be constructed in two steps: 
i) A set of propagation paths is created that contains at 
least one path from each STR used as a signature 
register to an STR of O. 
ii) The test sessions are built such that for each 
propagation path of this set the corresponding test 
units appear in the sequence of test sessions in the 
""'" """'. 
Heuristics help to choose an efficient Set of propagation 
paths. From each signature register a slumest propagation 
path to each STR of 0 is selected. On the shortest 
propagation path Ihe smallest number of signature 
registers is involved. As in each of them fault masking is 
possible. the fault masking probability is often lowest on 
the shortest path. The shortest paths also conuibute 10 
a relatively short overall test length. since in order to 
propagate a faulty signature along the shortest path the 
smallest number of teSl sessions is required. 
Propagation paths to all Ihe STRs o{ 0 thaI call ~ 
reached are selected. since for all subsets O·cO'cO of 
STRs the incquation 
P (faulty signature in alleasl me STR of 01 
S; P (faulty signature in at least one STR of 0 ') 
holds. The sel of propagation paths detennined in step i) 
can be reduced, since a path (Til' .... T ij' .... Ti) 
implies also the propagation along the path 0\ .... , Tis)' 
Hence only the propagation path (Til' .... Ti.) needs to 
be considered. when the test sessions are constructed. 
The last test session is constructed first. the scheduling is 
done backwards. As all propagation paths cnd at the STRs 
of 0 , many paths have a common subpath at the end. 
When the last nodes of the propagation paths are 
considered first. these common subpaths can be treated 
together, the corresponding test units must be scheduled 
only once. and conflicts during the scheduling process are 
avoided. 
The set of propagation paths conr.ains paths of different 
lengths. The test units that conuibute to the propagation 
along the paths with a larger number or nodes are treated 
with higher priority, since these propagation paths have 
greater influence on the resulting overall test length than 
paths with a smaller number of nodes. This heuristic is 
not necessary 10 get a minimal number d of different test 
sessions, but it helps to avoid excessively large test 
lengthS. 
These heuristics are applied in the algorithm STS (~Self­
Test Scheduling~) of figure 5. The inputs are the test reg-
ister graph Gr. the subset 0 of STRs whose signatures are 
'" 
evaluated. lhe lest incompatibility graph GI • and the 
required number dmin of test sessions. The set 0 can be an 
arbitrary subset of STRs, but the most interesting case is 
to include only the STRs a t the primary outputs. The 
algorithm STS first lIies to construct a sequence of 
d::dmin test sessions. This is impossible. if dmin is less 
than the chromatic number X(OI) of the test incompatibi-
lity graph 0 1, If the algori thm does not find such 
a sequence. the parameter d is incremented until the con-
struction is successful. The output is the number d and the 
lest session sequence S ... (SO. 51, .... Sd . t). Ir the 
sequence S does not give sufficient fault coverage, the 
fault masking probabilities along the propagation paths 
are reduced by repeating the sequence. The required number 
r of repetitions can be determined by computing the fault 
coverage values for some small numbets of repetitions. 
The complete test schedule is (SO. SI, .... Sd.l ..... Srd-d. 
Srd.d ... t ..... Srd.!), where Si - Sd ... i :: .. ·" S(r.l)d ... i for 
j"'O,l, .... d·l, 
frondur, STS (GT, 0, Gil d .. I •• d, S); 
, . M : set o f prol»-g.tion pl.ths. d: , test sessioru . / 
, - j : index ofc:urnntly consb'Uc~ test JeSSion -, 
d:- d",;,.-l; M :- 0: 
(or each STR TiE T thl.! iJ used lIS. signature register. 
fOl' each STR ToeQ Ihat can be reached: 
I cktcrmine I. _bonest p.th ro(1';. Tel in 0,.; 
M :_ Mv{m(Tj.TJI 
J 
remove .11 PI.lJu from M chit are conllined in othCT paths 
orM; 
do { fOl' j:_ O.I . .... d: 
Sj: .. 0; 
j :_ d; d:_ d ... l; 
do 1M' :_ 0; 
do {L:- {lIjE U I <D(1'j.Tj ) iJ I. path or M with 
m aximum number of nodes}; 
r sct of candidates ./ 
choose I. muim.1 subset L'c L. such thl.! all 
lesl unil5 of L' are compatible 10 uch ocher 
I.nd !O .11 test unil5 of Sj; 
Sj :_ SjvL'; 
for all pltlu to(T joT iJE M where IljE L: 
I if lit E L': delete the IllSt node of 0>; 
J 
,. shorter prop,s.tion pach . / 
M':- M'V(o>}; M: .. M\(o>J 
} while (M" 0); 
M :_ M'; j :_ (j -1) mod d; 
remove .11 j>Ilhs from M thl.! are conlained in 
other path5 of M 
while (M .. 0 .00 dwinS the last d loops II least 
one path hIlS bun shanened) 
} while (M .. 0) 
end; 
FiglU'ej : Algorithm STS 
The algorithm STS is demonstrated using the circuit of 
figure 1 and the corresponding test register graph Or '" 
(T, ET) of figure 2. Only the signature of the STR T3 is 
evaluated, 0 "" (T31 . This is advantageous, since the SIR 
T3 is located at the primary outputs and can be read using 
the boundary scan chain. The set of shortest paths in err 
from a signature register to the STR of 0 is M:= {(TI, 
T4, T3), (T2, T4, T3), (T4, T3), (T3)} . The STR T5 is 
not considered, since it is not used for signature analysis. 
All propagation paths that are contained in other paths of 
M can be removed, M:= {(TI. T4. T3), (T2. T4, T3)}· 
i) For dmin = 2 the constructed test session sequence is 
«1I41, (UI, U2. U3}) with d=2. This is a sequence of 
minimal length, since X(Gl) = 2. The sequence must 
be repeated in order to make the propagation from all 
signature registers to the STR of 0 possible. The final 
tesl schedule is ({u41, {UI. U2, u3l. (1I4), (UI. U2. 
U3}). 
ii) For dmin = 3 the constructed test schedule is ({UI, 
u2l. 11141. (U3}) with d::3. 
In case Ii) one more test session must be stored in the 
BIST control unit, but the overall tesl length is shorter. 
Generally. larger values for dmin lead 10 a larger number 
of test sessions to be stored, but decrease the test length. 
So there is a tradeoff between a smaller test hardware 
overhead and a shorter tes t length. The presented 
algorithm to solve the NP-hard scheduling problem cannot 
guarantee. that in all cases an optimal solution is found. 
But the constructed schedules are very close to optimal 
schedules as the results show. 
6. Results 
In this section the results of the algorithm STS are com-
pared with the results of the "non partitioned testing" algo-
rithm (NT) of [4]. that uses the graph coloring approach 
and aims at a minimal overall test length. First we discuss 
twO examples in more detail. after that we present results 
obtained with the ISCAS'S9 benchmark circuits [2]. The 
first example EI is the circuit of figu re 1 with 20-bit-
STRs, the second example E2 is the same structure but 
with 8-bit-STRs. 
In table 3 the schedules obtained by the graph coloring 
algorithm of [4] and by our approach are compared. The 
number of repetitions is chosen such that in all cases the 
fault coverage is the same for both scheduling methods. 
For EI the error masking probabilities are very low and 
can be neglected. when the algorithm STS is applied. At 
the end of the test execution the probability of a faulty 
signature in the STR T3 differs from the equilibrium 
value by less than 2.10.6. This means. the probability 
that a faulty signature is masked during the propagation to 
T3 is less than 2.10.6. If the STRs are 8 bit wide (E2), 
'02 
the probability of a faulty signature decreascs along the 
propagation paths by an amount that cannot be neglected. 
This must be compensated by repeating the test session 
sequence once more. 
o;:iro;:uil ifle$t sessions total lengthof signatures 
NT ST' NT ST' 
E1 2 "2 80 bit 20 bit 
E2 2 3,2 32 bit 8 bit 
Tobie 3. Test s<:hedules for the example O;:II"(:UII5 
In the schedules constructed by the algorithm STS. the 
teSt lengths are increased by a factor of 2 and 3, respec-
tively. compared 10 the "nonpartitioned testing" schedule. 
But the advantage is that for El and E2 only the Signature 
in the SIR T3 at the primary outputs must be evaluated 
at the end of the test, whereas with the "non partitioned 
testing" schedule all the signatures of TI. T2, T3. and TJ 
must be scanned and evaluated. There is no need for an 
internal scan path. the wiring required to interconnect all 
the test registers can be saved. The BIST control unit docs 
nOt have 10 scan the signatures in the internal SIRs and 
can be simplified. The control unit of the boundary-scan 
architecture does not need any instructions to control an 
internal test data register. The comparison of signatures 
requires less effort. Altogether the amount of test hardware 
is reduced significantly. the savings are quantified in table 
3. Here the number of bits of the signatures derived by the 
graph coloring algori thm and by STS are listed. The sig-
natures of the STS method are significantly shoner with-
out any loss of fault coverage. 
The large ISCAS·S9 benchmark circuits [2] were also 
investigated. At all primary inpulS and primary outputs. 
boundary scan cells were added. Then test registers were 
built in. such that all global feedback loops of the circuits 
were cut by at least two test registers. In some cases this 
required additional flipnops. Table 4 shows the test 
scheduling results. 
circuit ifga\e~ /tSTRs /t test sessions total length of 
signatutes (bit) 
NT STS NT STS 
5537 g 2779 8 7 10 143 49 
59234 5597 4 4 6 335 22 
$\3207 7951 S S 6 821 121 
515850 9772 3 3 S 979 87 
s35932 16065 S S 6 1017 320 
s38417 22 179 4 4 7 2262 106 
538584 19253 6 6 9 2567 278 
Table 4: Results for ISCAS 89 benchmark cucu,ts 
Generally the schedules obtained by the algorithm STS are 
longer than schedules. that aim at a minimal test 
execution time. But the advantages of the presented 
approach are the hardware savings at many points when 
a built-in self-test is implemented. If some internal STRs 
are very small (e.g. less than 6 bit), then propagation 
paths that contain these STRs have to be repeated many 
times. Th is can lead to a long overall tes t time. Very 
small STRs at the primary outputs can also cause 
problems to get a sufficient fault coverage. But in most 
circuits the STRs are sufficiently wide and do not cause 
any trouble. In most cases 2 to 4 repetitions are sufficient 
to reach the equilibrium and the maximum fault coverage. 
The detailed investigation of the tradeoff between fault 
coverage. test length, and amount of additional lest 
hardware will be a subject of funher research. 
7. Conclusions 
In large circuits with multiple signature registcrs, the 
signatures influence one another and can propagate 
through the circuit. The probabilities of a faulty signature 
decrease along the propagation path, but the repeated 
processing of test units can counteract this effect. Afler 
a number of repetitions a stationary equilibrium situation 
is reached, where for each self-lest register the probability 
of a faulty signature is maximum and depends only on the 
width of this self-test register. 
A method was presented to construct schedules, such that 
this equilibrium situation is reached and only the 
signatures in the self-test registers at the primary outputs 
must be evaluated to get a low error masking probability 
and sufficient fault coverage. Then a built-in self-test can 
be implemented with a substantially reduced amount of 
hardware. Only a small number of signatures must be 
evaluated, the internal self-test registers do not have to be 
integrated into an internal scan path, and the BIST control 
unit and the boundary-scan controller can be simplified. 
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